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Abstract
The trend in satellite communications is
toward completely digital, time division multiple
acess (TDMA) systan wiLn uplink and downlink data
rates dictated by the type of service offered.
Trunking terminals will operate in the 550 MOPS
(megabit per second) region uplink and downlink.
whereas customer premise service (CPS) terminals
will operate in the 25 to 100 MOPS region uplink
and in the 200 MOPS region downlink. Additional
criteria for the ground terminals will be to mein-
tain clock synchronization with the system and
burst time integrity to within a matter of nano-
seconds, to process required orderwire information,
to provide adaptive data scrambling, and to com-
pensate for variations in the user input-output
data rates. and for changes in range in the satel-
lite communication links resulting from satellite
perturbations in orbit. To achieve the required
adaptability of a ground terminal to the above
mentiontO variables, programmable building blocks
can be developed that will meet all of these re-
quiromients. Application of this concept to the
modulators and demodulators is not considered here.
To maintain system synchronization, i.e.. all
bursted data arriving at the satellite within
assigned TDMA windows, ground terminal transmit
data rates and burst timing must be maintained
within tight tolerances. with a programmable
synchronizer as the heart of the ground terminal
timing generation, variable data rates and burst
timing tolerances are achievable. In essence, the
unit inputs microprocessor generated timing words
and outputs discrete timing pulses. Conversely,
discrete event pulses are inputted and timing words
are outpu:!ed to the controlling microprocessor.
All timing loops are closed in the microprocessor.
Additional hoes,,keeping tasks, such as data scram-
bling and descraribling control words, orderwire
generation and decoding, user interface control
and ground terminal status, etc., are maintained
under microprocessor control.
Modular Approach for Satellite Communi-
4 7,0ons Ground Terminals
Summa r y
The trend in satellite communications is
toward completely digital, Time Division Multiple
Access (TDMA) systems with uplink and downlink
data rates dictated by the type of service offered
Trunking terminals will operate in the 550 MOPS
(megabits per second) region uplink and downlink,
where as Customer Premise Service (CPS) terminals
will operate in the 25 to 100 MOPS region uplink
and in the 200 MOPS region downlink.
In spite of the variability of the data rates
the ground terminal must maintain system clock syn-
chronizaticn and burst time integrity to within of
nanoseconds, process required orderwire informa-
tion, provide adaptive data scrambling - descrom-
bling, and compensate for variables in the user
input-output data rates and for changes in range
in the satellite communication link resulting from
satellite perturbations in orbit.
To achieve the required adaptability of the
ground terminal to the above mentioned var'ables.
basic building blocks, sane being programmable,
can be developed. It should be noted at this point
that the limits of the ground terminal presented
in this paper are from the user input-output
expansion/comprossion type bufferi to the high
speed serial data streams) to and from the modems.
The modular approach is possible because of
the similarity in the various memory units and the
timing and synchronization that must be maintained
relative to a high speed clock that is independent
of slower burst rates.
The above mentioned data rates for t;ie various
types of service, trunking, and CPS, have resulted
from NASA's Lewis Research Center, Communications
Division studies on the Advance Communications
Technology Satellite activities.
basic Ground Rules Covering
Terminal Design
The ground terminal design presented in this
paper is governed by the following ground rules:
•	 User input/output data is a continuous
serial data stream.
•	 Parallel data transfers within the ter-
minal are b4 bit words.
•	 A frame time equals 4096 64 bit words at
a serial data clock rate of 27S MOPS
(0.232 vs/word) for a trunking terminal.
•	 CPS terminals operate rrom a basic clock
of 220 MOPS (downlink data rate).
•	 Forward Error Correction (FEC) is not
addressed.
•	 Approximately 1 millisecond worth of
expansion and compression buffering is
required for each terrestrial interface
channel.
The following list of approximate data rates
were assumed as a reasonable design criteria.
•	 Terrestrial serial I/O rates of approxi-
mately 1.5 to 45 MOPS.
•	 CPS satellite uplink burst rate of 27.5
and 110 MOPS.
•	 CPS satellite downlink burst rate of
220 MOPS.
• Trunking satellite uplink and downlink
burst rates of 550 MOPS. This consti-
tutes two each 275 MOPS channels within
the ground terminal on both the transmit
and receive sides.
Table 1 illustrates the data rate and timing
summary.
General Design Approach for
Modular Construction
The basic ground terminal either being
operated as a trunking terminal or a CPS terminal
in a TOMA system must perform the following
functions:
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1. Maintain synchronization with the system to
within nanseconds.
2. Transmit bursted data to within a matter of
nanoseconds.
3. Compensate for the nonmultiple terrestrial
data rates and the satellite link data
rates.
4. Have expansion and compression buffering
to compensate for satellite orbital
perturbations.
S. Process orderwire information.
6. Ada?tive data scrambling - descrambling.
7. Monitor terminal status and data memory
content levels.
To accomplish items one and two mentioned
above and considering the various data rates pre-
viously summarized, a timing and control syn-
chronizing subassembly that is programmable will
meet the requirements. The unit is essentially a
high speed counter with a basic clock rate of
either 220 or 275 MHz that accepts precomputed
timing words from the terminal's microprocessor,
and outputs the necessary timing and control clocks
and discretes for terminal control. The counter's
content is also strobed at specific event times
such as unique word detect, and inputted to the
microprocessor for system - terminal synchroniza-
tion determination and basic clock adjustment.
This programmable timing approach for terminal
timing, control and synchronization allows the
basic ground terminal to function as a trunking o:•
CPS terminal.
To accomplish items three through seven sev-
eral differents type: of memory units, both in
capacity and organization, are required. Examina-
tion of Table 1 illustrated the various capacities
and speeds where as Fig. 1 illustrates the various
memory organizations.
A memory unit can be configured as a two port
unit with the bas"c addressing, control logic and
memory organizatioi that can operate either as a
FIFO or as a ping pong memory. In addition, the
memory unit organization and operation is governed
by changes in the mother board or backplane wiring
Three types of basic memory are required to
meet the various terminal requirements.
1. Low speed buffer organized as 128 or 256
words x 64 bits (300 nsec access time).
2. Low speed or mer'ium speed buffer organized
as 1024 or 2048 x 64 bits (300 nsec access
time) or 2048 or 4096 x 64 bits (70 nsec
access time).
3. High speed timing and control memory
organized as 126 or 256 x 32 bits (6 nsec
access time).
To interface with the outside world, such as,
the terrestrial serial data streams on one eno and
the modems on the other end, serial to parallel and
parallel to serial converters have been developed.
They operate over the required serial data rates
by adjusting an internal timing delay to match the
serial data rate. It is understood that these
units represent an overkill for the 1.5 and 27.5
MSPS rate. The parallel I/O ports are windowed to
allow 'asynchronous' data transfers. The parallel
to serial converters are capable of initiating a
serial data stream to within sl bit time at the
high speed clock rate.
The last mayor item required for the ground
terminal is a microprocessor that meets the follow-
ing minimum requirements:
1. Memory referenced instruction execution
time of 1 microsecond.
2. Sixteen bit basic word length.
3. Parallel DMA I/O transfer rate of 2 MHz.
4. Parallel Direct I/O transfer rate of 1 MHz.
S. Two real time interrupts.
6. One reasonable speed serial I/O port.
With the above summarized basic subassemblies,
a ground terminal can be constructed that will meet
either TDMA trunking or CPS operational require-
ments. Mayor reconfiguration changes needed to
meet different operational requirements might in-
clude changes to buffer memory size, memory organi-
zation by backplace wiring, and timing generation
software.
.he following text is a more indepth discus-
sion of the terminal's subassemblies.
Detailed Description
Along with a more detailed description of the
individual subassemblies a summary of the sub-
assembly to subassembly interfacing and an approach
to generating the timing software will be presented.
Timing Control and SynchrQni-
zation Subassembly
As previously described, the timing, control
and synchronization subassembly is basically a high
speed counter with a basic clock rate of either
275 MHz or 220 MHz. Precomputed timing words are
compared with the counter contents, and when a
match is achieved a discrete output is set or
reset depending on the associated function code
accompaning the timing word. On the other hand a
discrete timing event can be determined by strobing
the counter content and inputting the timing word
into the microprocessor for subsequent processing.
The counter clrciilt is a four bit ring counter
which drives a 16 bit s ynchronous counter for a
total of an 18 bit timing word. The r!ng counter
is required to compensate for the propagation
delay inherent in the 16 bit counter section when
operating above 200 MHz. Eighteen bits at 275 MHz
rate yields a 950 ps frame time (ground rules
assumption).
In addition to the counter circuit, the sub-
assembly contains a memory unit organized in two,
ping pong, 32 bit by 64 word units expandable to
two 128 word units for storing the precomputed
timing words. As a word is 'executed' the memory
read address counter is incremented and the next
cell's contents are ready for 'execution.' The
two ping pong memories operate in the same fashion.
Other circuits included are memory for tem-
porarily storing the strobed counter contents,
steering and latching logic for the various output
dlscretes, and read and write clock generations
for terminal date transfers operating at the
parallel data word rates.
The timing word is a 32 bit word which is
organized as follows:
	 (bit 0 is the I.SS).
Timing Required to tl Bit Ties (Critical
Timing).
Bit 0 to Bit 17 - Precision Timing Word.
Bit 16 to Bit 23 - (623 . 1) S Bit Function
Code.
Bit 24 to Bit 31 - Memory Cell Location.
Timing Required to t4 Bit Times.
Bit 0 to Bit 15 - Relaxed Timing Requirement
Word.
Bit 16 to Bit 23 - (623 - 0) 7 Bit function
Code.
Bit 24 to Bit 31 - Memory Cell Location.
Below is a partial list of discrete gen-
erating function code for various subsystem control.
Terminal transmit related codes:
•	 18 Bit - Start Parallel to Serial
Converter.
•	 16 Sit - Start Preamble - Orderwire
Enable Envelope.
•	 16 Bit - Stop Preamble - Orderwire Read
Enable Envelope.
•	 16 Sit - Start Burst Buffer Read Enable
Envelope.
•	 16 Bit - Clock User Read Enable Control
Memory.
^•	 10 Bits - Word Read Clock.
••	 10 Bits - Word Write Clock.
Terminal receive related codes:
•	 18 Bit; - Start Demod Unique Word W',ndow
•	 18 Bits - Stop Dowd Unique Word Window.
•	 16 Bits - Start Orderwirt Write Enable
Envelope.
•	 16 Bits - Stop Orderwire Write Enable
Envelope.
•	 16 Biis - Start 0eburst Buffer Write
Enable Envelope.
^•	 10 Bits - Word Read Clock.
^•	 10 Bits - Word Write Clock Envelope.
Terminal control miscellaneous codes:
•	 18 Bits - Reset Counter.
•	 16 Bits - Master Reset to Terminal
Subsystem.
•	 16 Bits - Generate Interrupt A - Input
Timing Words.
•	 16 Bits - Generate Interrupt B - Output
Timing Words.
•	 18 Bits - Switch Timing Word Memories.
•	 Don't Care - Zeros in the Function
Field . NO - OP.
* ► .	 Transmit and receive word clocks are
SO perce,.t duty cycle and phased such that syn-
chronous data transfer reads and writes do not
occur simultaneously.
The timing word input memory (counter content
strobed) is configured as a FIFO and its content
are inputted into the microprocessor under program
control.
All word transfers between the timing and con-
trol synchronizer and the microproces•or are via
the Direct I/O port in order that the ground ter-
minal initialization process is simplified. The
010 transfer is slower than via DMA but when con-
sidering the reassignment update rate, the I/O rate
does not present a problem.
Memory Units Oroanization
Nemory units of various capacities and
organizations are used for expansion and compres-
sion buffers in user interfacing, burst and deburst
buffers, timing and control buffers, preamble and
0rderwire buffers and scrambler/descrambler word
buffers. Table 1 givss a rough estimate of memory
size and required access time for memories handling
the various data rates.
The memories are configured as a two port unit
with latches on both the read and write data ports
and addressing logic that allows for either FIFO or
direct storage operation (RAM). In addition, ping
gong operation and word widths are controlled by
back plane wiring changes.
As stated in the terminals initial summary the
memories are broken into three basic categories.
The low speed buffer organization is either a
128 or 256 words by 64 bit unit with a chip access
time of 300 nsec. The basic chip organization is
126 x S.
The low and medium speed buffer organization
is eitirer a 1024 or 2048 word x 64 bit unit with a
chip access time of 300 nsec. The basic chip
organization is 1024 x S. Also the same card can
be organized as medium speed unit with 2048 or
4096 word x 64 bit unit with a chip access time of
70 nsec. The benefit here is the 1024 x 8 and the
2048 x 6 chips are pin compatiable.
The high speed memory used in the timing and
control have the required 6 nsec access time with
the chip organization of 64 x 4 bits. The memory
size is 128 or 256 x 32 bits.
The addressing and control logic is the same
for all memories in as much as they are capable of
operating in the various configuration. Included
in the address and control logic are:
•	 A read or write requires the read or
write clock falling edge and the required
enable envelope signal.
•	 Read/write logic that arbitrates simulta-
neously occurring read and write commands.
•	 A read address counter that increments
after a read operation. The read address
counter contents can be read and a read
address can be externally inputted under
memory unit external control.
•	 A write address counter that corresponds
in function to the read address counter.
•	 A memc.•y content counter that is a write
increment-read uecrement, with its pre-
sent value accessible under external
control.
•	 A master reset that clears all counters.
•	 Certain internal control lines are brought
out to the connector so the memory orga-
nization can ^e changed to meet the ne-
cessary requirements by changing the back
plane wiring.
Figure 2 shows a block diagram of the basic
memory unit with labeled control signals. As seen
in the block diagram the addressing I/O port, is
operated via the microprocessor direct 1/0 port and
3
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during normal terminal operation the addressing
data obtained is a low speed monitor function. On
the transmit side, the user interface FIFO's read
enable envelope control is generated by the user
interface control memory. The same is true for the
receive side user FIFO's write enable envelope con-
trol. The user interface control memory is laded
via the microprocessor OMA output buffer and its
incrementing is controlled via the programmable
synchronizer subassembly.
The parallel to serial and serial to parallel
converters have been developed and operate over the
required serial data rates. An internal time delay
needs to be adjusted to match the desired serial
data rate. The units are 'asynchronous' in as much
as the parallel inp ut or output data is windowed
for 1/2 the parallel transfer rate word time.
The parallel to serial converter that inter-
faces with the modulator is able to start out-
putting a serial data stream to within tl clock
cycle of the high speed clock. It is independent
of all other data rates and only requires that the
converter has been loaded with a 64 bit word prior
to being started. Subsequent parallel transfer
are required during the input window, thus, the
unit allows for tight uplink timing control.
The serial to parallel converter is self syn-
chronizing with the demodulator unique word detect
pulse and upon counting 64 bits, initiates a paral-
lel word ready output flag. The parallel word must
be picked up within the allotted window time.
For slower serial data rates of 1.S and
21.5 MBPS, the high speed converters are not cost
effective. The same basic design should be imple-
mented with slower and less expensive components to
be cost effective.
ntrollino MicroDrocoessor Considerations
For microprocessor requirements stated in the
initial summary the units are essentially an off
the self item from several vendors. Figure 3 shows
a block diagram illustrating the I/O arrangement.
What is of interest here is the layout of the
memory associated with the DMA lata transfers and
an example of how to program the timing and control
synchronizer.
Referring to Fig. 3, the subassemblies serviced
via the DMA I/O interface on the output side are:
Transmit side orderwire memory.
The scrambler and descramble memories
The user interface ontrol memory.
On the input side is the receive orderwire
memory.
The main memory organization for output words
is such that even locations contain subassembly
addressing data, where as, the odd locations con-
tain data. This requirement is evident because
the output buss to the subassemblies is 32 bits
vide, 16 bits of address and 16 bits of data. To
load a 64 bit word into the user subassembly, the
address data is encoded with the subassembly
address, the call address and which 16 bits of the
64 bit word.
The unloading of the DMA output buffer and the
inputting of data from the receive side orderwire
buffer into the DMA input buffer are controlled by
the timing and control synchronizer. The 64 bit
input word is unloaded 16 bits at a time and stored
in the DMA input buffer. Under interrupt control
the orderwire data is transferred to or from main
memory.
Programming the timing and control synchro-
nizer, is best discussed using an example. Assume
steady state operation. The following is an
example of the generation of a now receive time
assignment.
	IU 	ftri Function	 Sit
	0 	 0	 Start Demud window
	
30	 0	 Stop	 Demod window
	
0	 1	 Start	 Descrambler Envelope (Example
assumes 1 word descrambler)
	
12	 1	 Start	 Orderwire Enable Envelope
(Expecting 4 OW Words)
	
60	 4	 Stop	 Order Mire Envelope
	
4	 5	 Start
	 Debu r st buffer Write Enable
(Expecting 4 Data Words)
	
60	 a	 Stop	 Deburst buffer Write Enable
This type of coding would continue, governing
a total frame period of operation.
Also included in the coding is any activities
required for control of the transmit side, such
as, transferring the terrestrial input data in the
proper burst order to the uplink burst mxemory,
generating the required timing interrupts, etc.
It is understood that the microprocessor would do
the required program assembling and eventually the
code generation would become automatic in response
to orderwire information transmitted and received.
Conclusions
Presented in the previous discussion is an
approach to ground terminal design and construc-
tion. The approach utilizes a programmable timing
generations concept, a flexible memory unit design
and variable speed serial-parallel/parallel-serial
converters that will meet the various ground ter-
minal operational requirements. The requirements
include CPS and trunking terminals, and could be
expanded to include Demand Assignment Multiple
Access (DANA) and Network Control.
Other design approaches examined used single
function, fixed timing subassemblies that are
dedicated to executing a specific function. The
utilization of multifunction units is more cost
effective that fixed function subassembly design
when considering production and maintainability.
The most significant feature or this design
app roach is the flexibility.
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TABLE 1
Serial Bit Word Words per frame
rate, time, time, (minimum memory
MBPS nsec us size)
1.5 666. 42.7 23
27.5 36. 2.3 408
45. 22. 1.4 816
110. 9.1 .58 1638
220. 4.5 .29 3275
275. 3.6 .23 4096
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LATCHES
	PARALLEL	 MEMORY	 PARALLEL
DATA IN	 UNIT	 DATA OUT
	
WRITE CLOCK	 READ CLOCK
	
WRITE ENABLE ENVELOPE 	 READ ENABLE ENVELOPE
	
STROBE	 --► STROBE
16	 — RESET
ADDRESSING 110
Figure 2 - Memory unit organization.
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ADD.	
DMA	 • TRANSMIT ORDERWIREMICRO	 DATA
PROCESSOR	 OUTPUT	 • USER CONTROL MEMORY
BUFFER	
• SCRAMBLERIDESCRAMBLER
DMA	 FROM
INPUT	 RECEIVE ORDERWIRE
BUFFER
DIRECT 110 
TO FRAM
• TIMING AND CONTROL
• MEMORY ADDRESSING LOGIC
• TERRESTRIAL INTERFACE CONTROL
Figure 3. - Micro processor 110 organlzaton.
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